

**Abstract of Disclosure**

A row of floating-body single transistor memory cells is written to in two  
5 phases.